On the complexity of parallel prefix circuits
نویسنده
چکیده
It is shown that complexity of implementation of prefix sums of m variables (i.e. functions x1 ◦ . . . ◦ xi, 1 ≤ i ≤ m) by circuits of depth dlog2 me in the case m = 2n is exactly 3.5 · 2 − (8.5 + 3.5(n mod 2))2bn/2c + n + 5. As a consequence, for an arbitrary m an upper bound (3.5 − o(1))m holds. In addition, an upper bound ( 3 3 11 − o(1) ) m for complexity of the minimal depth prefix circuit with respect to XOR operation is obtained. Some new bounds under different restrictions on the circuit depth are also established.
منابع مشابه
A fast wallace-based parallel multiplier in quantum-dot cellular automata
Physical limitations of Complementary Metal-Oxide-Semiconductors (CMOS) technology at nanoscale and high cost of lithography have provided the platform for creating Quantum-dot Cellular Automata (QCA)-based hardware. The QCA is a new technology that promises smaller, cheaper and faster electronic circuits, and has been regarded as an effective solution for scalability problems in CMOS technolog...
متن کاملA fast wallace-based parallel multiplier in quantum-dot cellular automata
Physical limitations of Complementary Metal-Oxide-Semiconductors (CMOS) technology at nanoscale and high cost of lithography have provided the platform for creating Quantum-dot Cellular Automata (QCA)-based hardware. The QCA is a new technology that promises smaller, cheaper and faster electronic circuits, and has been regarded as an effective solution for scalability problems in CMOS technolog...
متن کاملWaist-size Optimal Parallel Prefix Circuits
A class of parallel algorithms solving the prefix problem on the circuit model are presented. These prefix circuits are problem-size independent, and can be faster than other prefix circuits when the problem size is greater than the circuit width. The prefix circuits are compared analytically with other prefix circuits to show how fast they are.
متن کاملCyclic Segmented Parallel Prefix
The cyclic segmented parallel prefix (CSPP) circuit is a varation on parallel prefix. Whereas ordinary parallel prefix computes prefix sums of a vector from the beginning, CSPP allows the starting point to move arbitrarily, with the data “wrapping around.” The wraparound is widely useful. We have used CSPP to redesign many components of a superscalar processor to run in time logarithmic in the ...
متن کاملA High Performance Parallel IP Lookup Technique Using Distributed Memory Organization and ISCB-Tree Data Structure
The IP Lookup Process is a key bottleneck in routing due to the increase in routing table size, increasing traıc and migration to IPv6 addresses. The IP address lookup involves computation of the Longest Prefix Matching (LPM), which existing solutions such as BSD Radix Tries, scale poorly when traıc in the router increases or when employed for IPv6 address lookups. In this paper, we describe a ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Electronic Colloquium on Computational Complexity (ECCC)
دوره 20 شماره
صفحات -
تاریخ انتشار 2013